Amazon cover image
Image from Amazon.com

Advances in computer systems architecture : 8th Asia-Pacific conference, ACSAC 2003, Aizu-Wakamatsu, Japan, September 23-26, 2003 : proceedings / Amos Omondi, Stanislav Sedukhin (eds.).

By: Contributor(s): Material type: TextTextSeries: Lecture notes in computer science ; 2823.Publication details: Berlin ; New York : Springer, ©2003.Description: 1 online resource (xiii, 407 pages) : illustrationsContent type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9783540398646
  • 3540398643
Subject(s): Genre/Form: Additional physical formats: Print version:ACSAC 2003 (2003 : Aizuwakamatsu-shi, Japan): Advances in computer systems architecture : 8th Asia-Pacific conference, ACSAC 2003, Aizu-Wakamatsu, Japan, September 23-26, 2003 : proceedingsDDC classification:
  • 004.2/2 22
LOC classification:
  • QA76.9.A73 A28 2003
Other classification:
  • 54.31
  • SS 4800
  • DAT 200f
Online resources:
Contents:
How Can the Earth Simulator Impact on Human Activities -- Toward Architecting and Designing Novel Computers -- Designing Ultra-large Instruction Issue Windows -- Multi-threaded Microprocessors -- Evolution or Revolution -- The Development of System Software for Parallel Supercomputers -- Asynchronous Bit-Serial Datapath for Object-Oriented Reconfigurable Architecture PCA -- Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research -- Design and Implementation of Java Processors -- MOOSS: CPU Architecture with Memory Protection and Support for OOP -- Reducing Access Count to Register-Files through Operand Reuse -- SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator -- Towards an Asynchronous MIPS Processor -- On Implementing High Level Concurrency in Java -- Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures -- A Novel Architecture for Genomic Sequence Searching and Alignment -- A Reconfigurable Multi-threaded Architecture Model -- Reconfigurable Instruction-Level Parallel Processor Architecture -- Mapping Applications to a Coarse Grain Reconfigurable System -- Packing with Boundary Constraints for a Reconfigurable Operating System -- Arithmetic Circuits Combining Residue and Signed-Digit Representations -- A New On-the-fly Summation Algorithm -- State Reordering for Low Power Combinational Logic -- User-Level Management of Kernel Memory -- Variable Radix Page Table: A Page Table for Modern Architectures -- L1 Cache and TLB Enhancements to the RAMpage Memory Hierarchy -- Legba: Fast Hardware Support for Fine-Grained Protection -- Live-Cache: Exploiting Data Redundancy to Reduce Leakage Energy in a Cache Subsystem -- Implementation of Fast Address-Space Switching and TLB Sharing on the StrongARM Processor -- Performance of the Achilles Router -- Latency Improvement in Virtual Multicasting -- A Router Architecture to Achieve Link Rate Throughput in Suburban Ad-hoc Networks.
Summary: This book constitutes the refereed proceedings of the 8th Asia-Pacific Computer Systems Architecture Conference, ACSAC 2003, held in Aizu-Wakamatsu, Japan in September 2003. The 23 revised full papers presented together with 8 invited papers were carefully reviewed and selected from 30 submissions. The papers are organized in topical sections on processor architectures and innovative microarchitectures, parallel computer architectures and computation models, reconfigurable architectures, computer arithmetic, cache and memory architectures, and interconnection networks and network interfaces.
Holdings
Item type Current library Collection Call number Status Date due Barcode Item holds
eBook eBook e-Library eBook LNCS Available
Total holds: 0

Includes bibliographical references and index.

This book constitutes the refereed proceedings of the 8th Asia-Pacific Computer Systems Architecture Conference, ACSAC 2003, held in Aizu-Wakamatsu, Japan in September 2003. The 23 revised full papers presented together with 8 invited papers were carefully reviewed and selected from 30 submissions. The papers are organized in topical sections on processor architectures and innovative microarchitectures, parallel computer architectures and computation models, reconfigurable architectures, computer arithmetic, cache and memory architectures, and interconnection networks and network interfaces.

How Can the Earth Simulator Impact on Human Activities -- Toward Architecting and Designing Novel Computers -- Designing Ultra-large Instruction Issue Windows -- Multi-threaded Microprocessors -- Evolution or Revolution -- The Development of System Software for Parallel Supercomputers -- Asynchronous Bit-Serial Datapath for Object-Oriented Reconfigurable Architecture PCA -- Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research -- Design and Implementation of Java Processors -- MOOSS: CPU Architecture with Memory Protection and Support for OOP -- Reducing Access Count to Register-Files through Operand Reuse -- SimAlpha Version 1.0: Simple and Readable Alpha Processor Simulator -- Towards an Asynchronous MIPS Processor -- On Implementing High Level Concurrency in Java -- Simultaneous MultiStreaming for Complexity-Effective VLIW Architectures -- A Novel Architecture for Genomic Sequence Searching and Alignment -- A Reconfigurable Multi-threaded Architecture Model -- Reconfigurable Instruction-Level Parallel Processor Architecture -- Mapping Applications to a Coarse Grain Reconfigurable System -- Packing with Boundary Constraints for a Reconfigurable Operating System -- Arithmetic Circuits Combining Residue and Signed-Digit Representations -- A New On-the-fly Summation Algorithm -- State Reordering for Low Power Combinational Logic -- User-Level Management of Kernel Memory -- Variable Radix Page Table: A Page Table for Modern Architectures -- L1 Cache and TLB Enhancements to the RAMpage Memory Hierarchy -- Legba: Fast Hardware Support for Fine-Grained Protection -- Live-Cache: Exploiting Data Redundancy to Reduce Leakage Energy in a Cache Subsystem -- Implementation of Fast Address-Space Switching and TLB Sharing on the StrongARM Processor -- Performance of the Achilles Router -- Latency Improvement in Virtual Multicasting -- A Router Architecture to Achieve Link Rate Throughput in Suburban Ad-hoc Networks.

English.

Powered by Koha