Languages and compilers for parallel computing : 21st international workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008 ; revised selected papers / Jose Nelson Amaral (ed.).
Material type:
TextSeries: Lecture notes in computer science ; 5335.Publication details: Berlin : Springer, 2008.Description: 1 online resource (ix, 358 pages) : illustrationsContent type: - text
- computer
- online resource
- 9783540897408
- 3540897402
- 1281913189
- 9781281913180
- LCPC 2008
- Parallel processing (Electronic computers) -- Congresses
- Programming languages (Electronic computers) -- Congresses
- Compilers (Computer programs) -- Congresses
- Parallélisme (Informatique) -- Congrès
- Compilateurs (Logiciels) -- Congrès
- Informatique
- Compilers (Computer programs)
- Parallel processing (Electronic computers)
- Programming languages (Electronic computers)
- 004.11 22
- QA76.58 .W656 2008eb
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|
eBook
|
e-Library | eBook LNCS | Available |
International conference proceedings.
Includes bibliographical references.
Print version record.
This book constitutes the thoroughly refereed post-conference proceedings of the 21th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2008, held in Edmonton, Canada, in July/August 2008. The 18 revised full papers and 6 revised short papers presented were carefully reviewed and selected from 35 submissions. The papers address all aspects of languages, compiler techniques, run-time environments, and compiler-related performance evaluation for parallel and high-performance computing and comprise also presentations on program analysis that are precursors of high performance in parallel environments.
CUDA-Lite: Reducing GPU Programming Complexity -- MCUDA: An Efficient Implementation of CUDA Kernels for Multi-core CPUs -- Automatic Pre-Fetch and Modulo Scheduling Transformations for the Cell BE Architecture -- Efficient Set Sharing Using ZBDDs -- Register Bank Assignment for Spatially Partitioned Processors -- Smashing: Folding Space to Tile through Time -- Identification of Heap-Carried Data Dependence Via Explicit Store Heap Models -- On the Scalability of an Automatically Parallelized Irregular Application -- Statistically Analyzing Execution Variance for Soft Real-Time Applications -- Minimum Lock Assignment: A Method for Exploiting Concurrency among Critical Sections -- Set-Congruence Dynamic Analysis for Thread-Level Speculation (TLS) -- Thread Safety through Partitions and Effect Agreements -- P-Ray: A Software Suite for Multi-core Architecture Characterization -- Scalable Implementation of Efficient Locality Approximation -- P-OPT: Program-Directed Optimal Cache Management -- Compiler-Driven Dependence Profiling to Guide Program Parallelization -- gluepy: A Simple Distributed Python Programming Framework for Complex Grid Environments -- A Fully Parallel LISP2 Compactor with Preservation of the Sliding Properties -- A Case Study in Tightly Coupled Multi-paradigm Parallel Programming -- ASYNC Loop Constructs for Relaxed Synchronization -- Design for Interoperability in stapl: pMatrices and Linear Algebra Algorithms -- Implementation of Sensitivity Analysis for Automatic Parallelization -- Just-In-Time Locality and Percolation for Optimizing Irregular Applications on a Manycore Architecture -- Exploring the Optimization Space of Dense Linear Algebra Kernels.