Parcella '88 : Fourth International Workshop on Parallel Processing by Cellular Automata and Arrays, Berlin, GDR, October 17-21, 1988 : proceedings / G. Wolf, T. Legendi, U. Schendel (eds.).

Includes bibliographical references and index.

This volume contains selected papers for the Parcella '88, the Fourth International Workshop on "Parallel Processing by Cellular Automata and Arrays" held in Berlin from October 17 to 21, 1988. The profile of the Parcella workshop series is focused on problems of processing by regular structures, i.e. their "flexibilization" or adapting to "irregular" algorithms and, closely related to this, on the "regularization" of algorithms for their embedding into regular structures. It seems that these problems will have an increasing priority within the list of central problems in parallelization and will determine the profile of Parcella for the next years.

Use copy Restrictions unspecified star MiAaHDL

Electronic reproduction. [Place of publication not identified] : HathiTrust Digital Library, 2011. MiAaHDL

Master and use copy. Digital master created according to Benchmark for Faithful Digital Reproductions of Monographs and Serials, Version 1. Digital Library Federation, December 2002. MiAaHDL

http://purl.oclc.org/DLF/benchrepro0212

digitized 2011 HathiTrust Digital Library committed to preserve pda MiAaHDL

Print version record.

Multiprocessor arrays: Topology, efficiency and fault-tolerance -- Unsolved theoretical problems in homogeneous structures -- On simultaneous realizations of boolean functions, with applications -- Parallel microprogramming as a tool for multi-microprocessor systems -- A survey of parallel computational geometry algorithms -- Parallel memories for straight line and rectangle access -- Programming with active data -- Prolog implementations for cellular architectures -- Modular highly-parallel computation and architectures -- Parallel computation and supercomputers and applications -- Fast parallel algorithms and the complexity of parallelism (basic issues and recent advances) -- Process-structured architectures to transform information flowing through -- Basic research for cellular processing -- Parallel algorithms in image processing -- VLSI arrays implementing parallel line-drawing algorithms -- Parallel conflict-free optimal access to complete extended q-ary trees -- Systolic preconditioning algorithms for the jacobi iterative solution of sparse linear systems -- Multiprocessor systems for large numerical applications -- Systolic array for eigenvalue of jacobi matrix -- A transitive closure algorithm for a 16-state cellprocessor -- Control of sensory processing -- A hypothesis on and simulation of the architecture of an elementary cortical processor -- Bounds for l-selection and related problems on grids of processors -- Recursive design of communication schemes for parallel computation with relacs -- Solution of dense systems of linear equations using cellular processors -- Running order statistics on a bit-level systolic array -- Realization of sets of permutations by permutation networks -- Simulation of learning networks -- Given's rotation on an instruction systolic array -- Worst case analysis for reducing algorithms on instruction systolic arrays with simple instruction sets -- Self-checking processing elements in cellular arrays -- Cellular diagnostic in parallel systems -- Reliable networks for boolean functions with small complexity -- Pipeline-automata -- A model for acyclic systolic systems.