Computer architecture : ISCA 2010 International Workshops A4MMC, AMAS-BT, EAMA, WEED, WIOSCA, Saint-Malo, France, June 19-23, 2010, Revised selected papers / Ana Lucia Varbanescu, Anca Molnos, Rob van Nieuwpoort (eds.).
Material type:
TextSeries: Lecture notes in computer science ; 6161. | LNCS sublibrary. SL 3, Information systems and applications, incl. Internet/Web, and HCI.Publication details: Berlin ; New York : Springer, ©2011.Description: 1 online resource (xxvii, 378 pages)Content type: - text
- computer
- online resource
- 9783642243226
- 3642243223
- A4MMC
- AMAS-BT
- EAMA
- WEED
- WIOSCA
- Computer architecture -- Congresses
- Ordinateurs -- Architecture -- Congrès
- Informatique
- Computer architecture
- Computer science
- Computer network architectures
- Software engineering
- Computer software
- Algorithm Analysis and Problem Complexity
- Computer Systems Organization and Communication Networks
- Software Engineering/Programming and Operating Systems
- Models and Principles
- Programming Techniques
- 004.2/2 23
- QA76.9.A73 A66 2010
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|
eBook
|
e-Library | eBook LNCS | Available |
Includes bibliographical references and author index.
Accelerating Agent-Based Ecosystem Models Using the Cell Broadband Engine -- Performance Impact of Task Mapping on the Cell BE Multicore Processor -- Parallelization Strategy for CELL TV -- Towards User Transparent Parallel Multimedia Computing on GPU-Clusters -- Implementing a GPU Programming Model on a Non-GPU Accelerator Architecture -- On the Use of Small 2D Convolutions on GPUs -- Can Manycores Support the Memory Requirements of Scientific Applications? -- Parallelizing an Index Generator for Desktop Search -- Computation vs. Memory Systems: Pinning Down Accelerator Bottlenecks -- Trace Execution Automata in Dynamic Binary Translation -- ISAMAP: Instruction Mapping Driven by Dynamic Binary Translation -- Parallelization of Particle Filter Algorithms -- What Kinds of Applications Can Benefit from Transactional Memory? -- Characteristics of Workloads Using the Pipeline Programming Model -- The Search for Energy-Efficient Building Blocks for the Data Center -- KnightShift: Shifting the I/O Burden in Datacenters to Management Processor for Energy Efficiency -- Guarded Power Gating in a Multi-core Setting -- Using Partial Tag Comparison in Low-Power Snoop-Based Chip Multiprocessors -- Achieving Power-Efficiency in Clusters without Distributed File System Complexity -- What Computer Architects Need to Know about Memory Throttling -- Predictive Power Management for Multi-core Processors -- IOMMU: Strategies for Mitigating the IOTLB Bottleneck -- Improving Server Performance on Multi-cores via Selective Off-Loading of OS Functionality -- Performance Characteristics of Explicit Superpage Support -- Interfacing Operating Systems and Polymorphic Computing Platforms Based on the MOLEN Programming Paradigm -- Extrinsic and Intrinsic Text Cloning -- A Case for Coordinated Resource Management in Heterogeneous Multicore Platforms -- Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors.
This book constitutes the thoroughly refereed post-conference proceedings of the workshops held at the 37th International Symposium on Computer Architecture, ISCA 2010, in Saint-Malo, France, in June 2010. The 28 revised full papers presented were carefully reviewed and selected from the lectures given at 5 of these workshops. The papers address topics ranging from novel memory architectures to emerging application design and performance analysis and encompassed the following workshops: A4MMC, applications for multi- and many-cores; AMAS-BT, 3rd workshop on architectural and micro-architectural support for binary translation; EAMA, the 3rd Workshop for emerging applications and many-core architectures; WEED, 2nd Workshop on energy efficient design, as well as WIOSCA, the annual workshop on the interaction between operating systems and computer architecture.